Jump to : Download | Abstract | BibTex reference | EndNote reference |


Ramon Bertran, Marc Gonzalez, Xavier Martorell, Nacho Navarro, Eduard Ayguade. UPC-DAC-RR-CAP-2010-2 (Grup de Computació d'Altes Prestacions) Decomposable and Responsive Power Models for Multicore Processors using Performance Counters. Research Report Departament d'Arquitectura de Computadors (DAC) - UPC, February 2010.


Download paper: Adobe portable document (pdf) PDF

Copyright notice:This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.


Power modeling based on performance monitoring counters (PMCs) has attracted the interest of many researchers since it become a quick approach to understand and analyse power behavior on real systems. Moreover, several power aware policies use power models to guide their decisions and to trigger low-level mechanisms -e.g. manage processor frequency-. Hence, the information, the accuracy and the capacity for detecting power phases that a model provides is critical to increase the power-aware research chances and to improve the success of power savings techniques based on such models. In addition, the design of current processors have varied considerably with the inclusion of multiple cores with some resources shared on a single die. As a result, PMC-based power models warrant further investigation on current energy-efficient multicore processors. In this paper, we present a methodology to produce decomposable PMC-based power models on current multicore architectures. Besides from being able to estimate accurately the power consumption, the models provide per component power consumption, supplying extra information about power behavior. Moreover, we analyse and validate their responsiveness –the capacity to detect power phases–. We produce a set of power models for an Intel R CoreTM 2 Duo, modeling one or two cores for a wide set of DVFS configurations. The models are empirically validated using the SPECcpu2006 and compared to other models built using existing approaches. Overall, we demonstrate that the proposed methodology produces more accurate and responsive power models, showing error ranges between [1.89-6]% and almost 100% accuracy in detecting phase variations above 0.5 watts

BibTex Reference

   Author = {Bertran, Ramon and Gonzalez, Marc and Martorell, Xavier and Navarro, Nacho and Ayguade, Eduard},
   Title = {{UPC-DAC-RR-CAP-2010-2 (Grup de Computació d'Altes Prestacions) Decomposable and Responsive Power Models for Multicore Processors using Performance Counters}},
   Institution = {Departament d'Arquitectura de Computadors (DAC) - UPC},
   Month = {February},
   Year = {2010}

EndNote Reference [help]

Get EndNote Reference (.ref)

Home | Presentation | Teaching | Research | Related Institutions | News Top

Last update: Jan 2, 2015
Copyright © 2000-2015 Departament d'Arquitectura de Computadors

It has been automatically generated using the bib2html program.