Jump to : Download | Abstract | BibTex reference | EndNote reference |

bertran-micro2014

Ramon Bertran, Alper Buyuktosunoglu, Pradip Bose, Timothy Slegel, Gerard Salem, Sean Carey, Rick Rizzolo, Thomas Strach. Voltage Noise in Multi-core Processors: Empirical Characterization and Optimization Opportunities. In MICRO '14: Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (Acceptance Ratio: 18.9% of 279. Conf. Rank: A), Pages 368-380, Cambridge, UK, December 2014.

Download

Download paper: Adobe portable document (pdf) PDF

Copyright notice:This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Abstract

Voltage noise characterization is an essential aspect of optimizing the shipped voltage of high-end processor based systems. Voltage noise, i.e. variations in the supply voltage due to transient fluctuations on current, can negatively affect the robustness of the design if it is not properly characterized. Modeling and estimation of voltage noise in a pre-silicon setting is typically inadequate because it is difficult to model the chip/system packaging and power distribution network (PDN) parameters very precisely. Therefore, a systematic, direct measurement-based characterization of voltage noise in a post-silicon setting is mandatory in validating the robustness of the design. In this paper, we present a direct measurement-based voltage noise characterization of a state-of-the-art mainframe class multi-core processor. We develop a systematic methodology to generate noise stressmarks. We study the sensitivity of noise in relation to the different parameters involved in noise generation: (a) stimulus sequence frequency, (b) supply current delta, (c) number of noise events and, (d) degree of alignment or synchronization of events in a multi-core context. By sensing per-core noise in a multi-core chip, we characterize the noise propagation across the cores. This insight opens up new opportunities for noise mitigation via workload mappings and dynamic voltage guard-banding

BibTex Reference

@InProceedings{bertran-micro2014,
   Author = {Bertran, Ramon and Buyuktosunoglu, Alper and Bose, Pradip and Slegel, Timothy and Salem, Gerard and Carey, Sean and Rizzolo, Rick and Strach, Thomas},
   Title = {Voltage Noise in Multi-core Processors: Empirical Characterization and Optimization Opportunities},
   BookTitle = {MICRO '14: Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture (Acceptance Ratio: 18.9% of 279. Conf. Rank: A)},
   Pages = {368--380},
   Publisher = {IEEE Computer Society},
   Address = {Cambridge, UK},
   Month = {December},
   Year = {2014}
}

EndNote Reference [help]

Get EndNote Reference (.ref)

Home | Presentation | Teaching | Research | Related Institutions | News Top

Last update: Jan 2, 2015
Copyright © 2000-2015 Departament d'Arquitectura de Computadors
 


It has been automatically generated using the bib2html program.